# IMAGE SENSORS

# DATA SHEET **FT 18** Frame Transfer CCD Image Sensor

Product specification File under Image Sensors 2000 January 7





**FT 18** 

- 2/3-inch optical format
- 1M active pixels (1024H x 1024V)
- **Progressive scan**
- **Excellent anti-blooming**
- Variable electronic shuttering
- Square pixel structure
- Hor. and Vert. binning
- 100% optical fill factor
- High dynamic range (>60dB)
- **High sensitivity** .
- Low dark current and fixed pattern noise
- Low read-out noise
- Data rate up to 40 MHz
- Frame rate up to 30 Hz

Optical size:

Active pixels:


Timing pixels:

Contour lines:

Chip size:

Pixel size:

**Mirrored read-out option** 



#### Description

The FT 18 is a monochrome progressive-scan frame-transfer image sensor offering 1K x 1K pixels at 30 frames per second through a single output buffer. The combination of high speed and a high linear dynamic range (>10 true bits at room temperature without cooling) makes this device the perfect solution for high-end real time medical X-ray, scientific and industrial applications. A second output can be used for mirrored images. The device structure is shown in figure 1.




Figure 1 - Device structure

FT 18

#### Architecture of the FT 18

The FT18 consists of a shielded storage section and an open image section. Both sections have the same structure with identical cells and properties. The only difference between the two sections is the optical light shield.

The optical centres of all pixels in the image section form a square grid. The charge is generated and integrated in this section. The image section is controlled by four image clocks (A1 to A4). After integration, the image charge is completely shifted to the storage section. The integration time is electronically controlled by charge reset (CR).

The storage section is controlled by four storage clocks (B1 to B4). An output register is located below the storage section for read-out. The output register has buffers at both ends. This allows either normal or mirrored read-out.

Transport of the pixels in the output register is controlled by three register clock phases (C1 to C3). The register can be used for vertical binning. Horizontal binning can be achieved by summing pixel charges under the floating diffusion. More information can be found in the application note. Figure 2 shows the detailed internal structure.

	IMAGE SECTION
Image diagonal	10.9 mm
Aspect ratio	1:1
Active image width x height	7.680 x 7.680 mm <sup>2</sup>
Total width x height	8.040 x 7.860 mm <sup>2</sup>
Pixel width x height	7.5 x 7.5 μm²
Geometric fill factor	100%
Image clock pins	A1, A2, A3, A4
Capacity of each clock phase	<3.75nF per pin
Number of active lines	1024
Number of contour lines	4 (top) + 1 (bottom)
Number of black lines	8 (top) + 11 (bottom)
Total number of lines	1048
Number of active pixels per line	1024
Number of overscan (timing) pixels per line	8 (2x4)
Number of black reference pixels per line	40 (2x20)
Total number of pixels per line	1072

	STORAGE SECTION							
Storage width x height	8.040 x 7.860 mm <sup>2</sup>							
Cell width x height	7.5 x 7.5 μm <sup>2</sup>							
Storage clock phases	B1, B2, B3, B4							
Capacity of each B phase	<4.1nF per pin							
Number of cells per line x number of lines	1072 x 1048							

	OUTPUT REGISTER
Output buffers (three-stage source follower)	2
Number of registers	1 (bidirectional below storage)
Number of register cells below storage	1072
Number of extra cells to output	2 x 7
Output register horizontal transport clock pins	3 (C1C3)
Capacity of each C-clock phase	<85pF per pin
Overlap capacity between neighbouring C-clocks	<35pF
Reset Gate clock phases	2 pins (RGL, RGR)
Capacity of each RG	<15pF

FT 18

## Frame Transfer CCD Image Sensor




Figure 2 - Detailed internal structure

4

FT 18

#### Specifications

Absolute Maximum Ratings	Min.	Max.	Unit
GENERAL: storage temperature ambient temperature during operation voltage between any two gates DC current through any clock (absolute value) OUT current (no short circuit protections)	-55 -40 -20 -0.2 0	+80 +60 +20 +0.2 6	°C°C ∨µA mA
VOLTAGES IN RELATION TO VNS: VPS, SFS SFD RD All other pins	-30 -8 -15 -32	+0.5 +8 +0.5 +0.5	V V V V
VOLTAGES IN RELATION TO VPS: VNS SFD, RD SFS All other pins	-0.5 +0 -8 -20	+30 +30 +8 +20	V V V V

	DC Conditions <sup>1</sup>	Min.	Typical	Max.	Unit
VNS <sup>2</sup> VPS SFD SFS VCS OG RD	N substrate P substrate Source Follower Drain Source Follower Source Current Source Output Gate Reset Drain	16 2 18 - -2 3 12	adjusted 4 20 0 5.4 13	24 6 22 - 3 8 15	V V V V V V V

AC Clock Level Conditions <sup>1</sup>	Min.	Typical	Max.	Unit
IMAGE CLOCKS: A-clock swing A-clock low level Charge Reset (CR) level on A-clocks <sup>3</sup> Charge Pump (CP) level on A- clocks	9.5 - - -	10 0 -5 0		< < < <
STORAGE CLOCKS (duty cycle=5/8): B-clock swing B-clock low level	9.5 -	10 0	-	V V
OUTPUT REGISTER CLOCKS (duty cycle=1/2): C-clock swing C-clock low level	-	5 3	-	V V
OTHER CLOCKS: Reset Gate (RG) swing Reset Gate (RG) low level	-	10 1	12	V V

<sup>1</sup> All voltages in relation to SFS. <sup>2</sup> To set the VNS voltage for optimal Vertical Anti-Blooming (VAB), it should be adjustable between minimum and maximum values. <sup>3</sup> Guaranteed charge reset requires the CR voltage to last at least 1.2µs.

#### Timing diagrams (for default operation)




Figure 3 - Line and pixel timing diagrams

																				Frame Transfer (I	FT):cl	harge y the	e ima ima	age ( ige a	all lin nd ste	es) is orage	mov cloc	ed fro ks too	om in gethe	nage r (see	to sto e Figu	rage re "F	rame	Shift	Tim	ing")		
mal INE																																						
unter 11	09 11 <sup>.</sup> 024 E			2 111 B											125	i0 1	1		26	27 70	71 E	72 E	73 E	7 E						79   B		81   D				86 C	87 1	8
e no.		arge			: a m	ieasu	re to	redu	ce da	ark cu	rrent	t due	to in	nterfa	ice s	tates	S.				E	E	E			5 1	зв	LU B	LC	в	в	D	D	C		C	1	
н	(				For	detai	ils se	e figu	re 3	"Line	and	pixe	l timi	ing d	iagra	ams"				WWAAAWW																		
н і	+	1	I	1	1	I	T	1		I	I	1			1	1	1			WW-85WW			I	I	1	1	I	I	I	I	I	I	1	1			1	1
L H	_		-	_	_		_		L					1 	- <u> </u>	_								_											l			-
			I	I		I	I													WW SSWW											I							I
<u>'</u> T								Τ.	Γ					Τ		Τ	Τ			WM S WW					Τ									T	····[			Т
								  						I T											By a			CR-I		durin		horiz			 			
н.	4	+-	*	Line	etime	For	C-clo deta	ils se	shift ee fig	charg ure 3	le pa "Line	e and	s one d pixe	e-by- el tim	one ning (	to th diag	e se ram	electe s".	ed o	itput buffer.					the	effect	ive ir	tegra	tion	ime is	deci	ease	d: "el	ectro	nic s	hutte	ering'	
Ľ									L					l																μ					l			
H L ——																(		befor	e no	minal integration				i.	i	į	į	i	i	ł	1	į	į		i			į
н						Bla	ck-Le	vel (	Clam	o (BL	C): tł	ne vio	deo p	proce	essin	g cla	amp	s the	bla	ck lines to determ	nine it	s out	put :	zero-	level.		-											
НП	Π	Π	Π	Π	Π	Π	Π	3	Π	Π	Π	П	1	8	Π	Г					וו	1	Π	Π	Π	Π	Π	Π	Π	Π	Π	Π	Π	8	ſ	1	Π	Π
с эс Н п																																					יייי ר	л П




Figure 4 - Frame timing diagrams

#### Performance

The performance of the FT 18 is described for modes of operation with 25 frames/sec or 30 frames/sec respectively. Measurements for the FT 18 are done under the following circumstances (values in brackets apply for the 30 frames/sec mode):

- VNS is adjusted as low as possible while maintaining proper Vertical Anti-Blooming.
- Integration takes place under 2 gates with 10V clock swing during 40ms (33.33ms)
- The vertical transport or frame shift frequency equals 750kHz (714kHz).
- The horizontal transport or read-out frequency equals 36MHz (40MHz).
- The RMS read-out noise of the output buffers and the FPN are measured in the bandwidth 0.1-18MHz (0.1-20MHz).
- The performance in dark is given at a temperature of 318K / 45°C. Note that the dark current decreases by a factor of two for every decrease of temperature of approximately 10°C.

Linear / Saturation	Min.	Typical	Max.	Unit
Overexposure over entire area while maintaining good VAB	300	-	-	lux
Vertical resolution (MTF) @ 67 lp/mm	25	-	-	%
Quantum efficiency @ 450 nm	10	11	-	%
Quantum efficiency @ 520 nm	21	22	-	%
Quantum efficiency @ 600 nm	18	19	-	%
Quantum efficiency @ 800 nm (near IR)	5	-	-	%
Image lag	-	0	-	%
White Shading <sup>1</sup>	-	-	2.5	%
Random Non-Uniformity (RNU) <sup>2</sup>	-	1.0	1.4	%
Full-well capacity Floating Diffusion (FD)	120	-	-	kel.
Full-well capacity saturation level (Q $_{max}$ ) $^{3}$ image	40	45	-	kel.
Full-well capacity saturation level (Q $_{max}$ ) storage	45	-	-	kel.
Full-well capacity saturation level (Q $_{\scriptscriptstyle max}$ ) output register $^4$	90	-	-	kel.
25 frames/sec mode only				
Sensitivity @ 3200K without IR cut-off filter	5.6	5.8	-	kel/lux
Smear without shutter 5	-	-	0.39	%
Dynamic range	60	63.8	-	dB
RMS read-out noise	-	29	38	el
30 frames/sec mode only				
Sensitivity @ 3200K without IR cut-off filter	4.6	4.8	-	kel/lux
Smear without shutter ⁵	-	-	0.40	%
Dynamic range	60	63.5	-	dB
RMS read-out noise	-	30	40	el

<sup>1</sup> White Shading is defined as the ratio of the one- $\sigma$  value of an 8x8 pixel blurred image (low-pass) to the mean signal value.

<sup>2</sup> Random Non Uniformity is defined as the ratio of the one- $\sigma$  value of the highpass image to the mean signal value at nominal light.

 ${}^{3}Q_{max}$  is determined from the lowpass filtered image.

 ${}^{4}Q_{max}^{max}$  of the output register may be increased up to 200kel. In this case the charge packets of the pixels may get mixed in the output register during horizontal transport. This may reduce the number of times that the output register needs to be read out if lines are read out solely to be dumped.

<sup>5</sup> The smear condition is: overexposure with a spot with a height of 10% of the image height (approx. 100 lines).




Figure 5 - Quantum efficiency versus wavelength

Output Buffers	Min.	Typical	Max.	Unit
Conversion factor	8.5	10	11.5	μV/el.
Supply current		4		mA
Bandwidth		110		MHz
Output impedance buffer ( $R_{load} = 3.3k\Omega$ , $C_{load} = 2pF$ )		400		Ω

Dark Condition	Min.	Typical	Max.	Unit
Ded summer			0.40	<b>A</b> /2
Dark current	-	-	240	pA/cm <sup>2</sup>
Black level offset 1	-	-	25	el
Dark condition at 25 frames/sec:				
Average dark signal	-	56	67	el
Shot noise of the dark current	-	-	10	el
Horizontal shading	-	-	25	el
Vertical shading	-	-	66	el
Fixed Pattern Noise <sup>2</sup> in dark (FPN)	-	-	19	el
Dark condition at 30 frames/sec:				
Average dark signal	-	47	56	el
Shot noise of the dark current	-	-	10	el
Horizontal shading	-	-	25	el
Vertical shading	-	-	56	el
Fixed Pattern Noise <sup>2</sup> in dark (FPN)	-	-	19	el

<sup>1</sup>Black level offset is defined as the difference in dark signal of a black refence line and an active image line.

 $^{2}$  FPN is the one- $\sigma$  value of the highpass image.

# FT 18

#### **Application information**

#### Current handling

One of the purposes of VPS is to drain the holes that are generated during exposure of the sensor to light. Free electrons are either transported to the VRD connection and, if excessive (from over-exposure), free electrons are drained to VNS. No current should flow into any VPS connection of the sensor. During high overexposure a total current 10 to 15mA through all VPS connections together may be expected. The PNP emitter follower in the circuit diagram (figure 6) serves these current requirements.

VNS drains superfluous electrons as a result of overexposure. In other words, it only sinks current. During high overexposure a total current of 10 to 15mA through all VNS connections together may be expected. The NPN emitter follower in the circuit diagram meets these current requirements.

#### Decoupling of DC voltages

All DC voltages should be decoupled with a 100nF decoupling capacitor. This capacitor must be mounted as close as possible to the sensor pin. Further noise reduction (by bandwidth limiting) is achieved by the resistors in the connections between the sensor and its voltage supplies. The electrons that build up the charge packets that will reach the floating diffusions only add up to a small current, which will flow through VRD. Therefore a large series resistor in the VRD connection may be used.

#### Outputs

To limit the on-chip power dissipation, the output buffers are designed with open source outputs. Outputs to be used should therefore be loaded with a current source or more simply with a resistance to GND. In order to prevent the output (which typically has an output impedance of about  $400\Omega$ ) from bandwidth limitation as a result of capacitive loading, load the output with an emitter follower built from

a high-frequency transistor. Mount the base of this transistor as close as possible to the sensor and keep the connection between the emitter and the next stage short. The CCD output buffer can easily be destroyed by ESD. By using this emitter follower, this danger is suppressed; do NOT reintroduce this danger by measuring directly on the output pin of the sensor with an oscilloscope probe. Instead, measure on the output of the emitter follower. Slew rate limitation is prevented by avoiding a too-small quiescent current in the emitter follower; about 10mA should do the job. The collector of the emitter follower should be decoupled properly to suppress the Miller effect from the base-collector capacitance.

A CCD output load resistor of  $3.3k\Omega$  typically results in a bandwidth of 110MHz. The bandwidth can be enlarged to about 130MHz by using a resistor of  $2.2k\Omega$  instead, which, however, also enlarges the on-chip power dissipation.

#### Device protection

The output buffers of the FT 18 are likely to be damaged if VPS rises above SFD or RD at any time. This danger is most realistic during power-on or power-off of the camera. The RD voltage should always be lower than the SFD voltage.

Never exceed the maximum output current. This may damage the device permanently. The maximum output current should be limited to 6mA.

Be especially aware that the output buffers of these image sensors are very sensitive to ESD damage.

Because of the fact that our CCDs are built on an n-type substrate, we are dealing with some parasitic npn transistors. To avoid activation of these transistors during switch-on and switch-off of the camera, we recommend the application diagram of figure 6.

FT 18

#### **Device Handling**

An image sensor is a MOS device which can be destroyed by electrostatic discharge (ESD). Therefore, the device should be handled with care.

Always store the device with short-circuiting clamps or on conductive foam. Always switch off all electric signals when inserting or removing the sensor into or from a camera (the ESD protection in the CCD image sensor process is less effective than the ESD protection of standard CMOS circuits).

Being a high quality optical device, it is important that the cover glass remain undamaged. When handling the sensor, use fingercots.

When cleaning the glass we recommend using ethanol (or possibly water). Use of other liquids is strongly discouraged:

- if the cleaning liquid evaporates too quickly, rubbing is likely to cause ESD damage.
- the cover glass and its coating can be damaged by other liquids.

Rub the window carefully and slowly.

Dry rubbing of the window may cause electro-static charges or scratches which can destroy the device.




Figure 6 - Application diagram to protect the FT 18

FT 18

## Frame Transfer CCD Image Sensor

# Pin configuration

The FT18 is mounted in a ceramic DIL 32-pin package. The position of pin 1 is marked with a white dot on top of the package.

	Pinning	
Symbol	Name	Pin #
VNS	N substrate	12
VNS	N substrate	21
VPS	P well	5
VPS	P well	28
SFDL	Source Follower Drain Left	9
SFDR	Source Follower Drain Right	24
SFSL	Source Follower Source Left	8
SFSR	Source Follower Source Right	25
VCSL	Current Source Gate Left	7
VCSR	Current Source Gate Right	26
OGL	Output Gate left	6
OGR	Output Gate Right	27
RDL	Reset Drain Left	11
RDR	Reset Drain Right	22
A1	Image Clock (Phase 1)	3
A2	Image Clock (Phase 2)	4
A3	Image Clock (Phase 3)	30
A4	Image Clock (Phase 4)	29
B1	Storage Clock (Phase 1)	1
B2	Storage Clock (Phase 2)	2
B3	Storage Clock (Phase 3)	32
B4	Storage Clock (Phase 4)	31
C1	Register Clock (Phase 1)	14
C1	Register Clock (Phase 1)	19
C2	Register Clock (Phase 2)	15
C2	Register Clock (Phase 2)	18
C3	Register Clock (Phase 3)	16
C3	Register Clock (Phase 3)	17
RGL	Reset Gate Left	13
RGR	Reset Gate Right	20
OUTL	Output Left	10
OUTR	Output Right	23

FT 18

## Frame Transfer CCD Image Sensor




Figure 7 - FT18 pin configuration (top view)

#### **Package information**




Figure 8 - Mechanical drawing of the FT 18 package

#### Order codes

The sensor can be ordered using the following code:

FT18 sensors											
Description	Quality Grade	Order Code									
FT18/TG	Test grade	9922 157 32031									
FT18/IG	Industrial grade	9922 157 32021									
FT18/HG	High grade	9922 157 32011									
FT18/SG	Selected grade	9922 157 32001									

You can contact the Image Sensors division of Philips Semiconductors at the following address:

Philips Semiconductors Image Sensors Internal Postbox WAG-05 Prof. Holstlaan 4 5656 AA Eindhoven The Netherlands

phone +31 - 40 - 27 44 400 fax +31 - 40 - 27 44 090

www.semiconductors.philips.com/imagers/





